This paper proposes a high-efficiency supercapacitor charger. Conventional two-switch forward converter can be used for charging supercapacitors. However, the efficiency of conventional converters is low because of their switching losses. This study presents a high-efficiency two-switch forward converter for supercapacitor chargers. The proposed converter improves power efficiency by 4 %, from 89 % to 93 %. The proposed converter has the advantages of reduced switch voltage stresses and minimized circulating current when compared to other converter topologies. The performance of the proposed converter is evaluated by experimental results using a 300 W prototype circuit for a 54-V, 35-F supercapacitor bank.
I. INTRODUCTION
Supercapacitors have been widely used for automotive and energy conversion systems [1] - [3] . The life and capacity of supercapacitors depend on several factors such as charge mode, maintenance, temperature, and age [4] . Among these factors, the charge mode has the greatest impact on battery life and capacity. Supercapacitors are charged with current and voltage levels by a supercapacitor charger [5] . The supercapacitor charger is designed by using switched mode power supplies. The basic requirements for supercapacitor chargers are small size and high efficiency. A high switching frequency is necessary to achieve a small size. However, as the switching frequency is increased, the efficiency of the supercapacitor chargers is reduced because the switching losses increase. Thus, selecting an optimal converter topology is important for the design of high-efficiency supercapacitor chargers.
The forward converter is a popular DC-DC converter topology for low voltage and high current applications [6] , [7] . In particular, the two-switch forward converter in Fig. 1 is a good candidate for supercapacitor chargers due to its simple structure and low switch voltage stress [8] - [11] . The two switches S 1 and S 2 are turned on and off simultaneously [10] . The magnetizing current i Lm flows into the input source V i through the reset diodes D C1 and D C2 . Thus, the two-switch forward converter can eliminate the need for a separate demagnetizing winding, which is used in the conventional forward converter. However, when the switches are turned off, the energy stored in the leakage inductor L lk causes high voltage spikes across the switches [11] . These voltage spikes increase the switching losses. Another drawback of the two-switch forward converter is a duty cycle limitation [12] . The maximum duty cycle is limited to 0.5 to guarantee the transformer reset. This small duty cycle operation increases the output filter size and current stress. To cope with these problems, the active-clamping method has recently been applied to the two-switch forward converter [13] , [14] . By using one more power switches in the primary side, zero-voltage switching of the power switches is achieved. However, the voltage stress of the auxiliary switch for the active-clamping circuit is still high. As a result, high-cost switches are usually used.
To relieve the abovementioned drawbacks, a high-efficiency two-switch forward converter is proposed for supercapacitor chargers. The proposed converter in Fig. 2 can reduce switching losses. The two reset diodes are replaced by two auxiliary switches S 3 and S 4 . As a result, all of the power switches operate without any voltage spikes. Switching losses can be reduced by zero-voltage switching of the power switches. The duty cycle range is also extended by using one clamping capacitor C c . Thus, the proposed converter can be used for a high input voltage range of around 300 V ~ 400 V. In addition, the proposed converter has the advantages of reduced switch voltage stresses and minimized circulating current when compared to the other converter topologies. The supercapacitor charging strategy is presented by using a constant current and constant voltage charging control [15] . All of the control functions are implemented in software with a single-chip microcontroller. The proposed converter is realized with minimal hardware at a low-cost. The performance of the proposed converter is evaluated through experimental results by using a 300 W prototype circuit for a 54-V, 35-F supercapacitor bank. The proposed converter improves the converter efficiency by 4 %, from 89 % to 93 %. 
II. PROPOSED CONVERTER

A. Converter Operation
At the secondary side, output diode D o2 is turned on. The output inductor current i s freewheels through output diode D o2 .
Mode 4 [t 3 , t 4 ]:
At t = t 3 , S 3 and S 4 are turned off. The primary current i p charges C 3 and C 4 and discharges C 1 and C 2 . V S1 decreases from V i to zero while V S2 decreases from V i + V c to zero. V S3 increases from zero to V i + V c while V S4 increases from zero to V i . Switch body diodes D 1 and D 2 conduct the primary current i p . The next switching cycle begins when S 1 and S 2 are turned on at zero voltage again.
B. Circuit Analysis
The voltage stress of S 1 and S 4 is clamped to the input voltage V i . The voltage stress of S 2 and S 3 is clamped to the sum of V i and V c . For the volt-second balance relation on L m during T s , the following relation between V i and V c is obtained as:
By rearranging (3), the clamp capacitor voltage V c is derived as:
For the volt-second balance relation on L s during T s , the following relation between V i and V s is obtained as:
Fig . 4 shows a graph of the normalized voltage gain between V i and V s . As the duty cycle D varies from zero to one, the normalized voltage gain increases linearly. When compared to the duty cycle of the previous two-switch forward converter [10] , the proposed converter has a wide duty cycle range from zero to one. In particular, when the duty cycle D is below 0.5, the clamping capacitor voltage V c can be lower than the input voltage V i .
C. Zero-Voltage Switching Conditions
In order to achieve zero-voltage switching of S 3 and S 4 , the energy stored in L m and L s should be larger than the energy stored in the switch output capacitors, as suggested in [16] . The zero-voltage switching condition of S 3 and S 4 is:
Similarly, in order to achieve zero-voltage switching of S 1 and S 2 , the energy stored in L m and L s should be larger than the energy stored in the switch output capacitors. The zero-voltage switching condition of S 1 and S 2 is:
Voltage and Current Stresses
In the proposed converter, the voltage stress of S 1 and S 4 is clamped to the input voltage. On the other hand, the voltage stress of S 2 and S 3 is the sum of the input voltage and the clamping capacitor voltage. The voltage stress of S 2 and S 3 can be changed with the duty ratio D. When the duty cycle D is below 0.5, the voltage stress of S 2 and S 3 can be lower than the input voltage V i . This is one of the advantages of the proposed converter when compared to the other full-bridge (FB) converter topologies. Table I summarizes the voltage and current stresses of the proposed converter.
E. Circulating Current
In the phase-shifted full-bridge (PSFB) converter [17] , a circulating current is inevitable during the freewheeling period. It is especially large at a high input voltage, causing the large conduction losses associated with the transformer and primary switches. This is because there exists a non-powering period, as shown in Fig. 5(a) , where a zero voltage is applied to the transformer winding. The power is not delivered to the secondary side even though the current is circulating at the primary side. On the other hand, in the proposed converter, there is no freewheeling period except for a small dead-time period, as shown in Fig. 5(b) . The power can always be delivered to the secondary side. There is no zero voltage period across the transformer winding. This is another advantage of the proposed converter when compared to the FB converter topologies. 
F. Averaged Model
In the proposed converter, the switch power stage, together with the transformers and rectifier, can be substituted with an equivalent pulse source V g , as illustrated in Fig. 6 . This pulsating source can be averaged to a constant dc voltage source V d . Assume that the output filter inductor current is in the continuous-conduction mode. The average model can then be derived as an equivalent buck converter topology, with an equivalent switching frequency. By using the state-space averaging method [18] , the state-space averaged dc model is expressed as: where R s is the equivalent resistance of the supercapacitor bank. Solving (8) , the following equations can be obtained as:
The state-space averaged ac model is expressed as:
where:
where dˆ is the small-signal duty ratio. Solving (11), the following equations can be obtained as: 
On the other hand, when S 3 and S 4 are turned on, the inductor current i s freewheels through diode D o2 . Then, the following voltage equation is obtained as:
Depending on the duty cycle D of S 1 and S 2 , the average inductor voltage for T s gives the supercapacitor current variation ∆i s as:
By rearranging (14):
Here, the duty cycle D is represented as:
D n is a nominal duty cycle. D c is a controlled duty cycle. The nominal duty cycle D n and the controlled duty cycle D c can be represented as:
Then, the duty cycle D becomes
To force the supercapacitor current i s to track its current command i s * , a proportional-integral (PI)-type current controller is used for the controlled duty cycle D c as:
The current error i err is calculated by comparing the current 
IV. EXPERIMENTAL RESULTS
A 300 W prototype circuit has been built and tested to verify the operation principles and performance of the proposed converter. The input voltage ranges from 300 V to 400 V. The supercapacitor voltage ranges from 30 V to 48 V. Table II shows the values of the major circuit parameters. Fig. 8 shows a picture of the hardware prototype including the proposed converter. The designed prototype system includes a power-factor correction circuit and the proposed dc-dc converter.
In order to verify the proposed converter operation and its control method, simulation results are presented in Fig. 9 through Fig. 11 by using PSIM 9.0 software. In the simulation, the control block is implemented by C-language-based DLL blocks. Fig. 9 shows the simulation waveforms when D is 0.4. Fig. 9(a) shows the primary current i p and switch voltages V S1 and V S4 . Fig. 9(b) shows the primary current i p and switch voltages V S2 and V S3 . Fig. 10 shows the simulation waveforms when D is 0.6. It is shown that the proposed converter can operate when the duty cycle is over 0.5. It is also shown that all of the power switches are turned on at zero-voltage without any voltage spikes. Fig. 11 shows the simulation waveforms of the proposed converter for charging the supercapacitor banks. C s = 35-F and R s = 4.5 mΩ are used for the supercapacitor bank parameters. As shown in Fig. 11 , as the proposed converter supplies a constant current of 15 A, the supercapacitor bank increases linearly. When the supercapacitor voltage reaches the maximum allowable voltage at 48 V, the supercapacitor voltage is regulated constantly and the current decreases. The conventional two-switch forward converter in [11] has been designed and tested for a performance comparison with the proposed converter. Fig. 12 shows the experimental waveforms of the conventional two-switch forward converter. It shows the primary current i p and switch voltages V S1 and V S2 of the conventional two-switch forward converter. When the switches are turned off, high voltage spikes are observed in Fig.  12 . These voltage spikes increase the switching losses. Fig. 13 shows the experimental waveforms of the proposed converter when the duty cycle D is 0.4. Fig. 13(a) shows the primary current i p and switch voltages V S1 and V S4 . Fig. 13(b) shows the primary current i p and switch voltages V S2 and V S3 . As shown in Fig. 13(a) and (b) , when the switches are turned off, voltage spikes are not observed across the switches. Fig. 13(c) shows switch voltages V S1 and V S2 and switch currents i S1 and i S2 . Fig.  13(d) shows switch voltages V S3 and V S4 and switch currents i S3 and i S4 . As shown in Fig. 13(c) and (d) , before the primary current i p changes its direction, the switch voltage is zero. Zero-voltage switching of the power switches is achieved, which significantly reduces the switching power losses. Fig. 14 shows the experimental waveforms of the proposed converter when the duty cycle D is 0.6. Fig. 14(a) shows the primary current i p and switch voltages V S1 and V S4 . Fig. 14(b) shows the primary current i p and switch voltages V S2 and V S3 . As shown in Fig. 14(a) and (b) , zero-voltage switching of the power switches is achieved when the duty cycle D is 0.6. It can also be seen that the proposed converter can operate when the duty cycle is over 0.5. Fig. 15 shows the experimental waveforms when the proposed converter charges the Fig. 17 shows the dynamic response of the proposed converter when it charges the supercapacitor bank with a constant current of 15 A. As the proposed converter supplies a constant current of 15 A, the supercapacitor bank increases linearly. At the moment that the supercapacitor voltage reaches the maximum allowable voltage at 48 V, the supercapacitor voltage is regulated constantly and the current decreases. In order to evaluate the efficiency, the conventional two-switch forward converter [11] and the proposed converter have been tested for the same power level. Fig. 18 shows the measured efficiencies of the converters for different power levels. The conventional two-switch forward converter achieves an efficiency of 89 % for 300 W. On the other hand, the proposed converter achieves an efficiency of 93 % for 300 W. The proposed converter improves the converter efficiency by 4 % by achieving zero-voltage switching of the power switches. The duty cycle range is also extended for the use of the proposed converter at a high input voltage range of around 300 V to 400 V. In order to compare the efficiency of the proposed converter with that of the PSFB converter [17] , Fig.  19 shows the measured efficiencies of the converters for different power levels. The PSFB converter achieves an efficiency of 92.5 % while the proposed converter achieves an efficiency of 93 % for 300 W. The proposed converter improves the converter efficiency by 0.5 % by reducing the voltage stresses and by minimizing the circulating currents.
V. CONCLUSIONS
This paper proposed a high-efficiency two-switch forward converter for supercapacitor chargers. The proposed converter reduces switching losses with an extended duty cycle. The power switches are turned on at zero voltage without any voltage spikes. Zero-voltage switching of the power switches is achieved. The power efficiency is increased by reducing the switching losses. The proposed converter has the advantages of reduced switch voltage stresses and a minimized circulating current when compared to the other converter topologies. The supercapacitor charging strategy has been also presented by using a constant current and constant voltage charging control. All of the control functions are implemented in software with a single-chip microcontroller. The performance of the proposed converter has been verified through experimental results using a 300 W prototype circuit for a 54-V, 35-F supercapacitor bank. The proposed converter improves power efficiency by 4 %, from 89 % to 93 % at the rated power.
